Facebook Icon Image Google Plus Icon Image Twitter Icon Image Logo Image

A Pipelined Multi-core MIPS Machine

Hardware Implementation and Correctness Proof

A Pipelined Multi-core MIPS Machine Image

Book details:

Categories: Springer , Implementation
Posted:Jun 30 2016
Book format:PDF
Book size:5.49 MB

Book Description:

This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.

Download Link:

Related Books:

Software Development for Embedded Multi-core Systems Image

Software Development for Embedded Multi-core Systems

Jun 30 2016 The multicore revolution has reached the deployment stage in embedded systems ranging from small ultramobile devices to large telecommunication servers. The transition from single to multicore processors, motivated by the need to increase performance while conserving power, has placed great responsibility on the shoulders of software engineers. In this new embedded multicore era, the toughest task is the development of code to support more sophisticated systems. This book provides embedded engineers with solid grounding in the skills required to develop software targeting multicore processors....

Multi-Core Embedded Systems Image

Multi-Core Embedded Systems

Jun 30 2016 Details a real-world product that applies a cutting-edge multi-core architecture Increasingly demanding modern applicationssuch as those used in telecommunications networking and real-time processing of audio, video, and multimedia streamsrequire multiple processors to achieve computational performance at the rate of a few giga-operations per second. This necessity for speed and manageable power consumption makes it likely that the next generation of embedded processing systems will include hundreds of cores, while being increasingly programmable, blending processors and configurable hardware ...

Intel Threading Building Blocks Image

Intel Threading Building Blocks

Jun 30 2016 Multi-core chips from Intel and AMD offer a dramatic boost in speed and responsiveness, and plenty of opportunities for multiprocessing on ordinary desktop computers. But they also present a challenge: More than ever, multithreading is a requirement for good performance. This guide explains how to maximize the benefits of these processors through a portable C++ library that works on Windows, Linux, Macintosh, and Unix systems. With it, you'll learn how to use Intel Threading Building Blocks (TBB) effectively for parallel programming -- without having to be a threading expert.Written by James R...

Learning Core Data for iOS Image

Learning Core Data for iOS

Jun 30 2016 Get Started Fast with iOS 7 Core Data App DevelopmentCovers iOS 7 and Xcode 5 This is the first Core Data book to fully reflect Apple's latest platform innovations, including its dramatic recent improvements to iCloud support. Hands-on from start to finish, it teaches you step-by-step as you create a modern data-driven iOS app using Storyboards, ARC, iOS 7, and Xcode 5. Tim Roadley introduces new patterns and best practices designed to overcome the frustrations of Core Data development. One step at a time, you'll build and extend your skills--even mastering advanced techniques such as complex...